• English
    • Norsk
  • English 
    • English
    • Norsk
  • Administration
View Item 
  •   Home
  • Det matematisk-naturvitenskapelige fakultet
  • Institutt for informatikk
  • Institutt for informatikk
  • View Item
  •   Home
  • Det matematisk-naturvitenskapelige fakultet
  • Institutt for informatikk
  • Institutt for informatikk
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Single Bit Radar Systems for Digital Integration

Bjørndal, Øystein
Doctoral thesis
View/Open
PhD-Bjorndal-DUO.pdf (11.55Mb)
Year
2017
Permanent link
http://urn.nb.no/URN:NBN:no-62190

Metadata
Show metadata
Appears in the following Collection
  • Institutt for informatikk [3645]
Abstract
Small, low cost, radar systems have exciting applications in monitoring and imaging for the industrial, healthcare and Internet of Things (IoT) sectors. We here explore, and show the feasibility of, several single bit square wave radar architectures; that benefits from the continuous improvement in digital technologies for system-on-chip digital integration. By analysis, simulation and measurements we explore novel and harmonic-rich continuous wave (CW), stepped-frequency CW (SFCW) and frequency-modulated CW (FMCW) architectures, where harmonics can not only be suppressed but even utilized for improvements in down-range resolution without increasing on air-bandwidth. In addition, due to the flexible digital CMOS implementation, the system is proved by measurement, to feasibly implement pseudo-random noise-sequence and pulsed radars, simply by swapping out the digital baseband processing. Single bit quantization is explored in detail, showing the benefits of simple implementation, the feasibility of continuous time design and only slightly degraded signal quality in noisy environments compared to an idealized analog system.

Copyright © 2017 All content not marked otherwise is freely available under a Creative Commons Attribution 4.0 International License https://creativecommons.org/licenses/by/4.0/
List of papers
Paper I: Øystein Bjørndal, Svein-Erik Hamran, and Tor Sverre Lande. UWB waveform generator for digital CMOS radar. In 2015 IEEE International Symposium on Circuits and Systems (ISCAS), pages 1510–1513, 2015. © IEEE. Reprinted, with permission. In reference to IEEE copyrighted material which is used with permission in this thesis, the IEEE does not endorse any of University of Oslo’s products or services. Internal or personal use of this material is permitted. If inter- ested in reprinting/republishing IEEE copyrighted material for advertising or promotional purposes or for creating new collective works for resale or redistribution, please go to http://www.ieee.org/publications_standards/publications/rights/rights_link.html to learn how to obtain a License from RightsLink. The published version is available at: https://doi.org/10.1109/ISCAS.2015.7168932
Paper II: Øystein Bjørndal, Svein-Erik Hamran, and Tor Sverre Lande. Square wave architectures for radar-on-chip. In 2016 46th European Microwave Conference (EuMC), pages 1485–1488, 2016. © IEEE. Reprinted, with permission. In reference to IEEE copyrighted material which is used with permission in this thesis, the IEEE does not endorse any of University of Oslo’s products or services. Internal or personal use of this material is permitted. If inter- ested in reprinting/republishing IEEE copyrighted material for advertising or promotional purposes or for creating new collective works for resale or redistribution, please go to http://www.ieee.org/publications_standards/publications/rights/rights_link.html to learn how to obtain a License from RightsLink. The published version is available at: https://doi.org/10.1109/EuMC.2016.7824636
Paper III: Øystein Bjørndal, Svein-Erik Hamran, and Tor Sverre Lande. Bitstream radar waveforms for generic single-chip-radar. International Journal of Microwave and Wireless Technologies, 9(6):1325–1337, August 2017. This is an Open Access article, distributed under the terms of the Creative Commons Attribution licence The published version is available at: https://doi.org/10.1017/S1759078717000782
Paper IV: Øystein Bjørndal and Tor Sverre Lande. Power-Efficient, Gate-Based Digital-to-Time converter in CMOS. In 2017 IEEE International Symposium on Circuits and Systems (ISCAS), May 2017. © IEEE. Reprinted, with permission. In reference to IEEE copyrighted material which is used with permission in this thesis, the IEEE does not endorse any of University of Oslo’s products or services. Internal or personal use of this material is permitted. If inter- ested in reprinting/republishing IEEE copyrighted material for advertising or promotional purposes or for creating new collective works for resale or redistribution, please go to http://www.ieee.org/publications_standards/publications/rights/rights_link.html to learn how to obtain a License from RightsLink. The published version is available at: https://doi.org/10.1109/ISCAS.2017.8050433
 
Responsible for this website 
University of Oslo Library


Contact Us 
duo-hjelp@ub.uio.no


Privacy policy
 

 

For students / employeesSubmit master thesisAccess to restricted material

Browse

All of DUOCommunities & CollectionsBy Issue DateAuthorsTitlesThis CollectionBy Issue DateAuthorsTitles

For library staff

Login
RSS Feeds
 
Responsible for this website 
University of Oslo Library


Contact Us 
duo-hjelp@ub.uio.no


Privacy policy